

INTEGRATED CIRCUIT CHIP HAVING A RINGED WIRING LAYER INTERPOSED BETWEEN A CONTACT LAYER AND A WIRING GRID BEDNAR ET AL. BUR920020107US1





INTEGRATED CIRCUIT CHIP HAVING A RINGED WIRING LAYER INTERPOSED BETWEEN A CONTACT LAYER AND A WIRING GRID BEDNAR ET AL. BUR920020107US1 2/4

FIG.2 PRIOR ART






FIG.3
PRIOR ART




INTEGRATED CIRCUIT CHIP HAVING A RINGED WIRING LAYER INTERPOSED BETWEEN A CONTACT LAYER AND A WIRING GRID BEDNAR ET AL. BUR920020107US1 3/4

FIG.4



INTEGRATED CIRCUIT CHIP HAVING A RINGED WIRING LAYER INTERPOSED BETWEEN A CONTACT LAYER AND A WIRING GRID BEDNAR ET AL.



- Vddx CONTACT (120)
- I/O CONTACT (128)

FIG.6A

FIG.6B

